

**Amendments to the Claims:**

*This listing of claims will replace all prior versions, and listings, of claims in the application:*

1. (Currently Amended) ~~In a~~ A high data rate wireless receiver for an FSK data ~~transmission~~ transceiver system having a data transfer protocol, and a carrier signal having a pair of carrier frequencies, the receiver having a signal path and including a digital FSK demodulator for demodulating an FSK signal by measuring the period of incoming carrier signal cycles, the FSK demodulator demodulating the FSK signal having a data rate from ~~[[a]]~~ the carrier signal having a pair of carrier frequencies, the digital FSK demodulator generating a serial data bit stream based on the FSK carrier signal and generating a synchronized constant frequency clock signal from the carrier frequencies based on the data transfer protocol for sampling the serial data bit stream wherein [[both]] the data transfer protocol, [[and]] the FSK demodulator and the receiver are all fully digital without the need for analogue circuits in the signal path of the receiver to make the system small, low power and robust.

2. (Currently Amended) The ~~demodulator~~ receiver as claimed in claim 1, wherein the data rate is greater than one million bits per second.

3. (Currently Amended) The ~~demodulator~~ receiver as claimed in claim 1, wherein the data rate approximates the carrier frequencies.

4. (Currently Amended) The ~~demodulator~~ receiver as claimed in claim 1, wherein the carrier frequency is less than about 25 megahertz and more than about 1 megahertz.

5. (Currently Amended) The ~~demodulator~~ receiver as claimed in claim 1, wherein one of the carrier frequencies is ~~approximately~~ twice the other carrier frequency so that a duration of each data bit is substantially the same, independent of its value.

6. (Currently Amended) The ~~demodulator~~ receiver as claimed in claim 1, wherein the ~~demodulator~~ receiver also detects an error in the FSK carrier signal based on the protocol and provides a corresponding error signal.

7. (Currently Amended) The ~~demodulator~~ receiver as claimed in claim 1, wherein the ~~demodulator~~ receiver also digitally measures the period of each received ~~positive~~ half cycle of the FSK carrier signal to obtain a series of pulses which distinguish between long and short FSK carrier cycles.

8. (Currently Amended) The ~~demodulator~~ receiver as claimed in claim 7, wherein the ~~demodulator~~ receiver includes an n-bit counter that runs with a clock time-base,  $f_{TB}$ , having a substantially constant frequency at a rate substantially higher than the FSK carrier frequencies,  $f_1$  and  $f_0$ , to digitally measure the periods.

9. (Currently Amended) The ~~demodulator~~ receiver as claimed in claim 1, wherein the system is a magnetically powered wireless system.

10. (Currently Amended) The ~~demodulator~~ receiver as claimed in 9, wherein the receiver is a wireless biomedical implant.

11. (Currently Amended) ~~An FSK demodulator~~ A chip for an FSK data transmission transceiver system having a fully digital data transfer protocol and a carrier signal having a pair of carrier frequencies, the chip comprising:

a substrate; and

a receiver having a signal path and including a digital FSK demodulator formed on the substrate for demodulating an FSK signal by measuring the period of incoming carrier signal cycles, the FSK demodulator demodulating the FSK signal having a data rate from [[a]] the carrier signal having a pair of carrier frequencies wherein the demodulator receiver generates a serial data bit stream based on the received FSK carrier signal and generates a synchronized constant frequency clock signal from the carrier frequencies based on the data transfer protocol for sampling the serial data bit stream and wherein the demodulator receiver is fully digital without the need for analogue circuits in the signal path of the receiver to minimize the power

consumption and the amount of surface area occupied by the demodulator on the substrate and to make the system robust.

12. (Original) The chip as claimed in claim 11, wherein the data rate is greater than one million bits per second.

13. (Original) The chip as claimed in claim 11, wherein the data rate approximates the carrier frequencies.

14. (Original) The chip as claimed in claim 11, wherein the carrier frequency is less than about 25 megahertz and more than about 1 megahertz.

15. (Currently Amended) The chip as claimed in claim 11, wherein one of the carrier frequencies is ~~approximately~~ twice the other carrier frequency so that a duration of each data bit is substantially the same, independent of its value.

16. (Currently Amended) The chip as claimed in claim 11, wherein the ~~demodulator~~ receiver also detects an error in the FSK carrier signal based on the protocol and provides a corresponding error signal.

17. (Currently Amended) The chip as claimed in claim 11, wherein the demodulator also digitally measures the period of each received ~~positive~~ half cycle of the FSK carrier signal to obtain a series of pulses which distinguish between long and short FSK carrier cycles.

18. (Currently Amended) The chip as claimed in claim 17, wherein the demodulator includes an n-bit counter that runs with a clock time-base  $f_{TB}$ , having a substantially constant frequency at a rate substantially higher than the FSK carrier frequencies,  $f_1$  and  $f_0$ , to digitally measure ~~[[the]]~~ their periods.

19. (Original) The chip as claimed in claim 11, wherein the system is a magnetically powered wireless system.

20. (Currently Amended) A method for receiving and demodulating an FSK signal having a data rate from a carrier signal having a pair of carrier frequencies in an FSK ~~transmission~~ transceiver system having a receiver signal path, the system having a digital data transfer protocol, the method comprising:

digitally measuring the period of each received positive half cycle of the FSK carrier signal to obtain a series of pulses which distinguish between long and short FSK carrier cycles;

digitally generating a serial data bit stream based on the FSK carrier signal and the series of pulses; and

digitally generating a synchronized constant frequency clock signal from the carrier frequencies based on the digital data transfer protocol and the series of pulses wherein the method is performed in a fully digital fashion without the need to perform any steps in the signal path in an analogue fashion to make the system small, low power and robust.